

General Description

SFGMOS[®] MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially designed to use in synchronous rectification power systems with low driving voltage.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent stability and uniformity
- Fast switching and soft recovery



Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switched mode power supply


Key Performance Parameters

Parameter	Value	Unit
$V_{DS, min} @ T_j(max)$	120	V
$I_D, pulse$	180	A
$R_{DS(ON), max} @ V_{GS}=10V$	13	mΩ
Q_g	41.2	nC

Marking Information

Product Name	Package	Marking
SFG60N12GF	PDFN5*6	SFG60N12G

Package & Pin information



Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain source voltage	V_{DS}	120	V
Gate source voltage	V_{GS}	± 20	V
Continuous drain current ¹⁾ , $T_C=25^\circ\text{C}$	I_D	60	A
Pulsed drain current ²⁾ , $T_C=25^\circ\text{C}$	$I_{D,\text{pulse}}$	180	A
Continuous diode forward current ¹⁾ , $T_C=25^\circ\text{C}$	I_S	60	A
Diode pulsed current ²⁾ , $T_C=25^\circ\text{C}$	$I_{S,\text{pulse}}$	180	A
Power dissipation ³⁾ , $T_C=25^\circ\text{C}$	P_D	140	W
Single pulsed avalanche energy ⁵⁾	E_{AS}	22	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	0.89	$^\circ\text{C}/\text{W}$
Thermal resistance, junction-ambient ⁴⁾	$R_{\theta JA}$	62	$^\circ\text{C}/\text{W}$

Electrical Characteristics at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	120			V	$V_{GS}=0 \text{ V}, I_D=250 \mu\text{A}$
Gate threshold voltage	$V_{GS(\text{th})}$	2.0		4.0	V	$V_{DS}=V_{GS}, I_D=250 \mu\text{A}$
Drain-source on-state resistance	$R_{DS(\text{ON})}$		9.3	13	$\text{m}\Omega$	$V_{GS}=10 \text{ V}, I_D=30 \text{ A}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=20 \text{ V}$
				-100		$V_{GS}=-20 \text{ V}$
Drain-source leakage current	I_{DSS}			1	μA	$V_{DS}=120 \text{ V}, V_{GS}=0 \text{ V}$
Gate resistance	R_G		4.4		Ω	$f=1 \text{ MHz}, \text{Open drain}$

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C _{iss}		2480		pF	V _{GS} =0 V, V _{DS} =25 V, f=100 kHz
Output capacitance	C _{oss}		1114		pF	
Reverse transfer capacitance	C _{rss}		115		pF	
Turn-on delay time	t _{d(on)}		25		ns	V _{GS} =10 V, V _{DS} =60 V, R _G =2 Ω, I _D =60 A
Rise time	t _r		6.6		ns	
Turn-off delay time	t _{d(off)}		46.2		ns	
Fall time	t _f		10		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q _g		41.2		nC	V _{GS} =10 V, V _{DS} =60 V, I _D =60 A
Gate-source charge	Q _{gs}		9.9		nC	
Gate-drain charge	Q _{gd}		12.5		nC	
Gate plateau voltage	V _{plateau}		5.3		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V _{SD}			1.3	V	I _S =12 A, V _{GS} =0 V
Reverse recovery time	t _{rr}		75.6		ns	V _R =50 V, I _S =60 A, di/dt=100 A/μs
Reverse recovery charge	Q _{rr}		145.6		nC	
Peak reverse recovery current	I _{rrm}		3.2		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of R_{θJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_a=25 °C.
- 5) V_{DD}=50 V, V_{GS}=10 V, L=0.3 mH, starting T_j=25 °C.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage










Figure 6. Drain-source on-state resistance



Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



Symbol	mm		
	Min	Nom	Max
A	1.00	1.10	1.20
b	0.30	0.40	0.50
c	0.154	0.254	0.354
D1	5.00	5.20	5.40
D2	3.80	4.10	4.25
e	1.17	1.27	1.37
E1	5.95	6.15	6.35
E2	5.66	5.86	6.06
E4	3.52	3.72	3.92
H	0.40	0.50	0.60
L	0.30	0.60	0.70
L1	0.12 REF		
K	1.15	1.30	1.45

Version 1: PDFN5*6-P package outline dimension

Ordering Information

Package Type	Units/Reel	Reels / Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
PDFN5*6-P	5000	2	10000	5	50000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFG60N12GF	PDFN5*6	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved /