

General Description

FSMOS[®] MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The low V_{th} series is specially optimized for synchronous rectification systems with low driving voltage.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery



Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switched mode power supply


Key Performance Parameters

Parameter	Value	Unit
$V_{DS, min} @ T_{j(max)}$	60	V
$I_D, pulse$	48	A
$R_{DS(ON), max} @ V_{GS}=10V$	11	mΩ
Q_g	18.4	nC

Marking Information

Product Name	Package	Marking
SFS06R10BF	SOP8	SFS06R10B

Package & Pin information



Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-source voltage	V_{DS}	60	V
Gate-source voltage	V_{GS}	± 20	V
Continuous drain current ¹⁾ , $T_C=25\text{ }^\circ\text{C}$	I_D	12	A
Pulsed drain current ²⁾ , $T_C=25\text{ }^\circ\text{C}$	$I_{D,\text{pulse}}$	48	A
Continuous diode forward current ¹⁾ , $T_C=25\text{ }^\circ\text{C}$	I_S	12	A
Diode pulsed current ²⁾ , $T_C=25\text{ }^\circ\text{C}$	$I_{S,\text{pulse}}$	48	A
Power dissipation ³⁾ , $T_C=25\text{ }^\circ\text{C}$	P_D	4	W
Single pulsed avalanche energy ⁵⁾	E_{AS}	30	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-ambient ⁴⁾	$R_{\theta JA}$	62	$^\circ\text{C/W}$

Electrical Characteristics at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	60			V	$V_{GS}=0\text{ V}$, $I_D=250\text{ }\mu\text{A}$
Gate threshold voltage	$V_{GS(\text{th})}$	1.0		2.5	V	$V_{DS}=V_{GS}$, $I_D=250\text{ }\mu\text{A}$
Drain-source on-state resistance	$R_{DS(\text{ON})}$		9	11	$\text{m}\Omega$	$V_{GS}=10\text{ V}$, $I_D=20\text{ A}$
Drain-source on-state resistance	$R_{DS(\text{ON})}$		11	14	$\text{m}\Omega$	$V_{GS}=4.5\text{ V}$, $I_D=10\text{ A}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=20\text{ V}$
				-100		$V_{GS}=-20\text{ V}$
Drain-source leakage current	I_{DSS}			1	μA	$V_{DS}=60\text{ V}$, $V_{GS}=0\text{ V}$

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C _{iss}		1182		pF	V _{GS} =0 V, V _{DS} =50 V, f=100 kHz
Output capacitance	C _{oss}		199		pF	
Reverse transfer capacitance	C _{rss}		4.1		pF	
Turn-on delay time	t _{d(on)}		17.9		ns	V _{GS} =10 V, V _{DS} =50 V, R _G =2 Ω, I _D =10 A
Rise time	t _r		4.0		ns	
Turn-off delay time	t _{d(off)}		34.9		ns	
Fall time	t _f		5.5		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q _g		18.4		nC	V _{GS} =10 V, V _{DS} =50 V, I _D =10 A
Gate-source charge	Q _{gs}		3.3		nC	
Gate-drain charge	Q _{gd}		3.1		nC	
Gate plateau voltage	V _{plateau}		2.8		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V _{SD}			1.3	V	I _S =20 A, V _{GS} =0 V
Reverse recovery time	t _{rr}		41.8		ns	V _R =50 V, I _S =10 A, di/dt=100 A/μs
Reverse recovery charge	Q _{rr}		36.1		nC	
Peak reverse recovery current	I _{rrm}		1.4		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of R_{θJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_a=25 °C.
- 5) V_{DD}=50 V, V_{GS}=10 V, L=0.3 mH, starting T_j=25 °C.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage







Figure 6. Drain-source on-state resistance



Test circuits and waveforms




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms





Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



Symbol	mm		
	Min	Nom	Max
A	1.35	1.55	1.75
A1	0.10	0.15	0.25
A2	1.25	1.40	1.65
A3	0.50	0.60	0.70
b	0.38	-	0.51
L1	1.04 REF		
L2	0.25 BSC		
b1	0.37	0.42	0.47
c	0.18	-	0.25
c1	0.17	0.20	0.23
D	4.80	4.90	5
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.17	1.27	1.37
L	0.45	0.60	0.80
R	0.07	-	-
R1	0.07	-	-
h	0.30	0.40	0.50
θ	0°	-	8°
θ1	15°	17°	19°
θ2	11°	13°	15°
θ3	15°	17°	19°
θ4	11°	13°	15°

Version 1: SOP8-K package outline dimension

Ordering Information

Package Type	Units/Reel	Reels / Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
SOP8-K	2500	2	5000	6	30000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS06R10BF	SOP8	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved